1.9 KiB
Suggested Figures
Figure 1: System Overview
A block diagram showing a host processor, memory array, CA update engine, image loader, output reader, and optional validation module.
Figure 2: CA Memory Word Packing
A diagram showing a 64-bit memory word containing ten 6-bit CA cell/core states and remaining spare bits for parity, CRC, metadata, or integrity checking.
Figure 3: Local Evolution Function
A diagram showing a central cell, bounded neighborhood, and transition function F producing the next state of the central cell.
Figure 4: Pull-Based Race-Free Update
A diagram contrasting multi-writer push updates with a pull-based update in which each cell writes only its own next state.
Figure 5: Symmetry-Preserving Conflict Resolution
A diagram showing multiple incoming neighbor influences collected as a local pattern and mapped to a next state without fixed directional priority.
Figure 6: Bias-Compensated Orientation Pattern
A diagram showing rows, planes, tiles, or cells assigned different priority orientations according to a balanced repeating pattern.
Figure 7: State Image As Effective Hardware
A diagram showing different loaded CA images defining different effective machines, such as a virtual processor, particle simulator, or special-purpose accelerator, while the same hardware update rule remains fixed.
Figure 8: Persistent Propagating Structures
A diagram showing gliders or other localized structures moving through the lattice and interacting at collision or logic regions.
Figure 9: Output Regions
A diagram showing designated regions of the CA memory read after update cycles to obtain computational output.
Figure 10: Redundant Or Transformed Core Validation
A diagram showing multiple CA cores executing identical, mirrored, rotated, or transformed versions of a state image, with outputs compared or mapped to a common interpretation.